A novel small-signal state-space model is formulated for the commonly used synchronous reference frame phaselocked loop (SRF-PLL). Using this model, the effect of dc offsets as a function of SRF-PLL design parameters is quantified. It is shown that the unit vectors produced by the PLL will have dc offsets when the input contains dc offsets. This can result in dc injection to the grid which is highly undesirable. A systematic design method is proposed which ensures that dc injection to the grid is within the prescribed grid interconnection standards. In this design, SRF-PLL bandwidth is analytically computed for different levels of dc offsets in the input. The proposed design is compared with conventional pre-filter based designs addressing the dc offset issue. The proposed design method results in fastest transient response for given worst-case input dc offset without changing the PLL structure. Such a design for the SRF-PLL is computationally less intensive and is preferable when low-end digital controllers are used.
In the closed-loop control of grid-connected power converters, these unit vectors are used to generate reference signals.
SRF-PLL is simple to implement and its qualitative design aspects are discussed in [6] , [7] . The performance of the PLL is affected by the presence of unbalance, harmonics and dc offsets in the input voltage. The impact of unbalance and harmonics on the unit vectors is quantified in [8] . When the input contains dc offsets, the estimated frequency and phase contain a sinusoidal ripple at the fundamental frequency [7] . In addition to this ripple, the unit vectors produced by the PLL will contains dc offsets. This is stated in [1] but it has not been quantified. In this paper, the occurrence of dc offsets in the unit vectors when the input contains dc offsets is proved mathematically.
The amount of dc offsets in the unit vectors is analytically quantified for a given amount of input dc offsets for SRF-PLL. Conventionally, the inverter current controller has a low-pass configuration. Hence for the conventional current controller designs, the gain of the closed-loop transfer function at dc is unity [9] , [10] . Consequently, when the unit vectors used as references contain dc offsets, there will be dc injection to the grid which is highly undesirable. This is explained with reference to a grid connected inverter, shown in Fig. 1 , with a distributed generation source such as photovoltaic panels. The closed-loop control for this inverter involves injecting sinusoidal current into the grid, often at unity power factor [11] , [12] . The current references are given in dq rotating reference frame. The voltage reference is generated from v d,ref and v q,ref using the unit vectors as shown in Fig. 1 . If the unit vectors contain dc offsets, then the applied inverter voltage will contain dc offsets. This results in dc injection to the grid. Thus, the problem due to the dc offsets to the input of PLL becomes severe because grid interconnection standards such as IEEE 1547-2003 [13] , IEC 61727 [14] have stringent requirement on the dc injection to the grid.
The reasons for the presence of dc offsets in the input to the PLL are -dc offsets in the voltage sensors, analog-to-digital converters (ADCs) and mismatch in semiconductor switches in practical grid-connected power converters [15] .
There are many advanced three-phase and single-phase PLLs proposed in literature [16] [17] [18] [19] [20] [21] [22] [23] to improve the performance of PLL during non-ideal grid voltages; and some PLL topologies specifically address the dc offset problem [24] [25] [26] [27] . However, the advantage of the SRF-PLL over the advanced PLLs is its simple implementation.
If any low-end digital controller is used for the implementation, SRF-PLL would save considerable digital resources and reduce the computation time. Thus, it is necessary to have a detailed design for the basic SRF-PLL when the input has dc offsets. The design objectives for the SRF-PLL can be stated as, 1) For a given worst-case dc offset input, the SRF-PLL should produce unit vectors which satisfy the grid interconnection standards such as IEEE 1547-2003.
2) The response time for the SRF-PLL should be the least for given worst-case dc offset input.
In addition to these, the phase and magnitude error should be negligible when the frequency of the grid voltage deviates from the nominal value.
The initial part of this paper is devoted for quantitative analysis of the impact of dc offsets on SRF-PLL. A novel linear small-signal state-space model is formulated to evaluate the sinusoidal ripple in the estimated frequency and phase. This model is useful for the following computations.
(a) For a known amount of input dc offset, the resulting dc offsets in the unit vectors can be computed.
(b) Variation of unit vector dc offset versus SRF-PLL bandwidth can be obtained for a given amount of dc offset in the input.
(c) Effect of unbalance and harmonics can be quantified.
The new design method proposed in this paper uses points (a) and (b) mentioned above. The largest bandwidth that limits the unit vector dc offsets to be within 0.5% is selected. This is because the dc current injection limit used is 0.5% as per [13] . Any bandwidth lower than this value would also be acceptable. However, the bandwidth chosen from the proposed method gives the fastest settling time. The proposed method decouples the design of inverter current controller and the SRF-PLL. Hence, with the proposed approach, the SRF-PLL unit vectors will not cause the problem of dc injection to the grid for typical current controller design.
Conventionally pre-filters such as bandpass filter (BPF) and highpass filter (HPF) are used for removing the dc offset from the sensed voltages [23] , [28] . These pre-filters result in phase and magnitude error in the PLL when the grid frequency deviates from nominal value. They also introduce additional delays affecting the overall transient response of the PLL. The pre-filters will have to be frequency adaptive in order to eliminate magnitude and phase errors which adds to complexity and computation time/resource utilization for the digital controller used.
The design proposed in this paper satisfies the design objectives stated earlier without modifying the basic structure of the SRF-PLL. The performance of the proposed design is also compared with the pre-filter based designs. It is shown that the proposed design considering dc offsets does not have any magnitude or steady-state phase error unlike the pre-filters based SRF-PLL. The performance of the SRF-PLL with the proposed bandwidth tuning method is verified experimentally. Both steady-state and transient responses are validated in the experiments.
II. LINEAR SMALL-SIGNAL STATE-SPACE MODELLING OF SRF-PLL
The structure of the SRF-PLL is shown in Fig. 2 . The input to the PLL are the three-phase sensed voltage 
For the basic SRF-PLL, the pre-filters are not used. Hence, the 'switch' S shown in Fig. 2 is kept in such a way that v α and v β are directly fed into the next block which is the αβ to dq rotating reference frame transformation block. This transformation is given by, 
The PI controller used in the PLL ensures that v d = 0 in the steady state and the grid voltage vector is ideally aligned along the q−axis. The outputs of the PLL are ω e , θ e and the unit vectors sin θ e , cos θ e . The variables ω e and θ e are the estimated frequency and phase angle respectively. These can be taken as the state variables in this system. This system is non-linear due to the stationary to rotating reference frame transformation.
From (2), the expression for v d is,
The derivative of v d can be computed using (3) as,
In arriving at (4), the following equation is usedθ
The estimated frequency ω e is given by
Thus,ω
Substituting (4) in (7),
Where
The state-space formulation for the SRF-PLL is given by the equations (5) and (8) . Note that (8) is a nonlinear equation. The model can be linearized around an operating point. This is done to study the gain and phase characteristics, the stability and transient responses.
The inputs and the state variables are defined as follows:
The SRF-PLL is assumed to operate normally with the state variable values being ω 0 , θ 0 and inputs being v α0 and v β0 . Any perturbation in the input causes perturbations in the state variables which are indicated as terms with tilde in (11) . The normal operation of SRF-PLL has v α and v β to be quadrature signals with v β lagging by 90
• . Thus,
In (12), the frequency of v α0 and v β0 is same as the assumed steady frequency ω 0 which is equal to 2π50 rad/s in a 50Hz system. Thus
The variables defined in (11) and (12) are substituted in the original state equations of (5) and (8) . They are simplified to remove the large signal terms. The products of small signal terms are ignored and the resulting small signal equations are determined. Final state-space equations are given in (14) .
The detailed algebraic steps used for obtaining the final state equations are given in Appendix A.
The term θ 0 is equal to ω 0 t and the PI controller parameters are known for a given design of the SRF-PLL.
V m and ω 0 are the nominal peak and frequency of the sensed grid voltage. The derived state-space model in (14) is linear but time varying. However, for this model in (14), the time varying nature does not impede in solving it analytically. The steady-state solution for the system for dc offsets in the input is obtained in Section III. To quantify the impact of dc offsets, the input disturbancesṽ α andṽ β are taken as the dc offsets in (αβ) reference frame. From the values ofṽ α ,ṽ β , and the PLL parameters, the steady-state ripple in estimated frequency and phase
(ω e andθ e ) can be determined. Evaluation of the dc offset and harmonic distortion in the unit vectors can be done using the computedω e andθ e . This is explained in the Section III. The state equations in (14) can also be used to compute the steady-state errors in estimated phase (θ e ) and frequency (ω e ) when the input contains unbalance and distortion. As this paper is concerned about the dc offset issue, the following section derives the expressions for errors due to dc offsets only.
III. QUANTIFYING THE EFFECT OF THE DC OFFSETS ON SRF-PLL
Presence of dc offsets in v a , v b , v c and hence v α , v β results in sinusoidal ripple error in estimated frequency and phase [7] . In this section, expressions are derived for computing these errors using the derived small-signal state-space model. It is also shown that the unit vectors will get distorted and will have a dc offset. Expressions are derived to compute the distortion and the amount of dc offsets in the unit vectors.
A. Derivation of the Error in Estimated Frequency and Phase
From the state equations derived in the previous section, it is possible to theoretically estimate the effect of dc offsets in SRF-PLL. The dc offsets are normally small and hence can be considered as small signal inputs to the state variables. Let the offset disturbances beṽ α0 andṽ β0 which are dc quantities. The state-space model is to be solved to get steady-state solutions for the ripple in estimated frequency and phase. Hence, the derivatives of the dc offset disturbancesṽ α0 andṽ β0 are set to be zero for the steady-state solutions.
Using this, the first state equation in (14) forω e is written aṡ
Then, using (15) and (16),ω
By collecting the coefficients of sin θ 0 and cos θ 0 , and simplifying; x can be written as,
Where,
Usingθ e =ω e , equation (17) can be rewritten in the variableθ e only as,
Equation (20) is a second order linear differential equation with sinusoidal excitation. The excitation input has a frequency of ω 0 since θ 0 = ω 0 t. Thus, the dc offset in input voltage results in a ripple at the fundamental frequency for the estimated phase.
Using θ 0 = ω 0 t, the steady-state solution to the differential equation in (20) is,
The sinusoidal excitation to a linear system results in an amplitude change and a phase change in the output. The amplitude change is given by the term m and the phase change is given by the angle m θ in (21) . These can be computed from the following expressions.
Thus, the ripple in the estimated angle can be computed using (21) and (22) for a known offset level in the input represented byṽ α0 andṽ β0 . The offsets would be normally known in terms of the three phase voltages (v a0 , v b0 , v c0 ). They can be converted to the two phase α − β values using (1).
The error in the estimated frequencyω e can be computed by differentiating the solution in (21) . The amplitude of frequency error is given byω
Thus, given the PI controller parameters k p , k i and the dc offsets present in the input, the sinusoidal ripple in estimated phase and frequency can be computed from (21), (22) and (23) .
If any advanced SRF-PLL without any dc offset compensation is used, then the equations derived above can be used to compute the error in estimation. This is because, from the dc offset perspective, the advanced SRF-PLL is equivalent to the basic SRF-PLL.
B. Derivation of the Distortion and DC Offsets in Unit Vectors
The sinusoidal ripple in the estimated phase angle has the effect of distorting the unit vectors and introducing a dc offset in them. The occurrence of dc offset in the unit vectors is highly undesirable as explained in Section I.
The actual estimated phase angle by the PLL is given by
In (24),θ e is the ripple at fundamental frequency in the estimated phase. Its magnitude can be computed from (22) .
The sine unit vector is given by,
It can be seen from (25) that the unit vector contains a distortion at the second harmonic and it also contains a dc offset term. The second harmonic amplitude is given by m √ a 2 + b 2 /2. The dc offset u 10 is given by
Similarly, the cosine unit vector can be computed to be,
The second harmonic amplitude for cosine unit vector is same as that of the sine unit vector. However, the dc offset is different and it is given by
The amount of dc offset in unit vectors, given the offset in input and the PLL parameters, can be computed using (26) and (28) . The PI controller parameters can be related to the SRF-PLL design bandwidth [6] . Thus, the expressions for u 10 , u 20 can be written in terms of design bandwidth. These expressions are provided in Appendix B.
IV. DESIGN OF SRF-PLL CONSIDERING THE DC OFFSETS IN THE INPUT
It is mentioned in [7] that a reduction in SRF-PLL bandwidth reduces the ripple in estimated phase and frequency.
However, there is no clear guideline in literature to arrive at an exact value of the bandwidth. In this paper, a design method is proposed which can be used to compute an exact value of the required bandwidth assuming a known worst-case dc offset level in the input.
Let the maximum expected dc offset magnitude in any of the three-phase voltages be y (%). Note that y is taken as a positive quantity. If all the three-phase voltages have identical offsets, then they do not appear in v α and v β which can be verified from (1). Thus there are six different combinations for dc offsets possible depending on 
positive and negative polarity. They are listed in Table I . Consider combination-1 which is represented as + + − in Table I . This means the three-phase inputs v a , v b , v c have dc offsets of +y, + y, − y respectively.
The design steps are detailed in the following points.
1) For each i
th combination of the dc offsets (i = 1, 2 . . . 6), compute the dc offsets in v α and v β using (1).
2) Plot unit vector dc offset (u 10 , u 20 ) versus the design bandwidth for each of the six combinations using (26), (28) and (B.54).
3) For each of the i th case, let the highest bandwidth that results in min(u 10 , u 20 ) ≤ 0.5% be ω bw,i .
4) The design bandwidth (ω bw ) will be the minimum of all the six ω bw,i computed in Step -3 above. That is,
This method is illustrated for assumed worst-case dc offsets of y = 2% in the input. Fig. 3(a) shows the unit vector dc offset versus bandwidth for combination-1 of dc offsets. It can be observed that the bandwidth has to be less than or equal to 25 Hz to limit unit vector offset to within 0.5%. The plots for combinations-2 and 3 are shown in Fig. 3(b) and Fig. 3(c) respectively. It is observed that if combination i and j are complements of each other, then their unit vector dc offset versus bandwidth plots are identical. Thus combination 1 and 4; 2 and 5; 3 and 6 give the same response. Hence, only three plots are shown in Fig. 3 . It is observed that for combination 2 and 5, the required bandwidth is 22.4 Hz. Similarly, for combination 3 and 6, the required bandwidth is 20.4 Hz.
As the least of the three values has to be chosen, the required bandwidth for SRF-PLL is 20.4 Hz or 128 rad/s when the input contains a worst case dc offset level of y = 2%.
The Fig. 3 shows the plots when the input dc offset magnitude y = 2%. Similar plots can be obtained for different magnitude of dc offsets. The required bandwidth is determined for each. For dc offset value ranging from 1% to 8%, the required bandwidth is determined and shown in Fig. 4 .
It can be observed that as the dc offset magnitude increases, the required bandwidth gets reduced considerably.
Normally, the dc offsets due to sensors, ADCs etc are compensated. But drift in offset value happens over time and that results in dc offsets in the input to SRF-PLL. This drift will not result in very high dc offset. Thus, practically, the expected dc offset may be set to be about 2%. In that case, the SRF-PLL bandwidth will have to be 20.4Hz
to ensure that unit vectors conform to grid interconnection standard.
The ripple in the estimated phaseθ e given by (21) does not result in steady-state phase error. However, there will 
V. ANALYSIS OF THE EFFECT OF PRE-FILTERS ON SRF-PLL
One approach to reject the dc offset in the input is by using pre-filters, which can be bandpass filter (BPF) or highpass filter (HPF) [23] , [28] . The pre-filters can be placed after the three-phase to two-phase transformation.
This structure will be obtained by changing the position of the switch 'S' in Fig. 2 .
A. Effect of bandpass filter (BPF)
The transfer function of BPF that can be used is given by,
The use of this is suggested in an EPLL structure in [23] . As per [23] , k can be chosen to be k =
The term ω 0 in (29) has to be equal to nominal grid frequency. ω 0 = 2π50 rad/s in a 50Hz system.
For grid frequency equal to ω 0 , the magnitude and phase shift given by this filter will be 1 and 0 respectively.
Thus there will be no magnitude or phase error. However, when the grid frequency deviates from the nominal value of ω 0 , there will be unwanted non-unity gain and phase shifts. This results in magnitude and phase errors. These are tabulated in Table II for frequency deviations of upto 5 Hz. It can be observed that the phase error is significant.
The addition of filters affects the transient response time of the SRF-PLL. This additional settling time due to the filter is also shown in Table II . # * SRF-PLL with pre-filters has an additional step response settling time due to the filter dynamics in addition to that of the basic SRF-PLL.
# Selection of bandwidth for dc offset constraint meets the harmonic distortion criteria based on [8] The advantage of using BPF is that there will be additional harmonic attenuation. However, the BPF has no impact when the input contains unbalance.
B. Effect of highpass filter (HPF)
First-order high-pass filters (HPF) can be used in the pre-filtering blocks to remove the dc. The transfer function of HPF is given by,
The corner frequency ω c is chosen such that the fundamental grid frequency appears to be high enough for the HPF so that the magnitude and phase errors are small. Normally, ω c is chosen to be one decade less than the grid nominal frequency. That is,
HPF also has the limitation of magnitude and phase error for frequency deviations. These values for upto 5 Hz frequency deviation are shown in Table II . It can be observed that HPF has relatively lesser magnitude and phase error compared to BPF. However, the settling time is considerably large. Also, the HPF does not give any attenuation to harmonics.
The phase error in Table II can be compared with the plot in Fig. 5 . The peak instantaneous phase error at the designed bandwidth is 0.5
• which is considerably smaller than that due to pre-filters. Also, for SRF-PLL without pre-filters, the phase error does not change with the frequency deviation of the grid voltage. The SRF-PLL will not have any phase error if the dc offsets are absent. However, the pre-filters will always have a phase error during frequency deviations, irrespective of the presence of dc offsets.
Thus the proposed design method for SRF-PLL satisfies grid interconnection standard and also does not result in significant phase error when the dc offsets are present. The SRF-PLL with pre-filter needs relatively more computation time/resources in digital controller.
VI. EXPERIMENTAL RESULTS
The performance of the SRF-PLL when the input contains dc offsets is verified experimentally. The PLL is implemented in Altera Cyclone FPGA based digital controller board. The results are taken for a dc offset magnitude of y = 2%.
A. Verification of analytical expressions for dc offset calculation
The analytical expressions derived in this paper for the unit vector dc offset calculation are verified using simulation and experimental results. The input contains 2% offset with combination-2 as indicated in Table I .
The dc offset magnitude in unit vector u 1 as defined in (25) is used for the verification. The dc offset amount is verified for a bandwidth of 10 Hz to 100 Hz in steps of 10 Hz. The results of analytical expressions, simulation and experimental result is provided in Table III . The SRF-PLL simulation is performed in MATLAB Simulink. There is some deviation between experimental and analytical results. The error is mainly due to the limitation in measuring very small dc offset from the oscilloscope data. The limitation is due to quantization errors from the digital controller as well as from the data acquisition system of the oscilloscope. This difficulty is absent in the simulation model and hence the results from small-signal state-space model have excellent match with simulation results with an absolute maximum error between the analytical results and simulation results of 3.0 × 10 −5 p.u.
B. Steady-state and transient performance of the SRF-PLL with proposed design
The steady-state performance is compared with a high bandwidth design of SRF-PLL. This is done to show that the ripple in the estimated frequency becomes negligible in the proposed design case.
The input voltage v a , in-phase unit vector (u sin = −u 1 ) and the estimated frequency are shown in Fig. 6(a) for a higher design bandwidth of 200 Hz. The ripple in the estimated frequency can be observed. For the same conditions, the waveforms when design bandwidth equals 20.4 Hz is shown in Fig. 6(b) . The ripple in estimated frequency can be observed to be negligible.
In-phase unit vector (1pu/div) A 60
• phase shift is given to the three-phase input when the enable signal goes high.
In order to check the transient response of the SRF-PLL at the design bandwidth of 20.4Hz, a phase shift of
60
• was introduced in all the three-phases. This causes a temporary error in frequency estimation. Fig. 7 shows the result. When the enable signal (En) is made high, the phase shift is introduced which can be observed in v a .
The error in frequency estimation is observed to die out within 30 ms which is 1.5 fundamental cycle in 50Hz system. The theoretically expected settling time is 4/ω bw . For ω bw = 2π20.4 Hz, the settling time is 31.2 ms which matches with the experimentally observed settling time.
VII. CONCLUSION
SRF-PLL is a simple to implement PLL that is widely used in grid-connected power converters. The estimated frequency and phase of this PLL will have sinusoidal ripple errors when the input contains unbalance, harmonics and dc offsets. It is known in literature that reduction in SRF-PLL bandwidth can give better performance. In this paper, a novel quantitative design guideline is proposed to select the SRF-PLL design parameters when the input contains dc offsets.
A small-signal state-space model is derived for the SRF-PLL. It is shown that presence of dc offsets in the input results in dc offsets in the unit vectors produced by the SRF-PLL in addition to the ripple error in estimated frequency. The presence of dc offsets in unit vectors is undesirable as it can result in dc current injection to the grid. The amount of dc offset in unit vectors can be quantified accurately using the derived state-space model. The amount of dc offsets is related to the SRF-PLL design bandwidth which leads to the proposed design method of the SRF-PLL. In this method, for a known worst-case dc offset amount in the input, SRF-PLL bandwidth is computed which results in unit vector dc offset of less than 0.5%. This limit is from the grid interconnection standard IEEE 1547-2003. For the given worst-case input dc offset, the proposed design achieves fastest response while meeting the grid interconnection standard. This design is compared with the performance of SRF-PLL with conventional dc cancelling pre-filters. When there is upto 10% frequency deviation in the input, it is shown that there will be significant phase error of > 6
• with the use of common pre-filters. The proposed SRF-PLL design procedure has ten times lower phase error and faster overall settling time.
The proposed design is verified experimentally. The analytical expressions computing the dc offset in the unit vector are verified using simulation and experimental results. The SRF-PLL implementation takes considerably less computation time compared to advanced PLLs. The proposed design method is especially useful when low and medium performance digital controllers are used in cost sensitive applications.
APPENDIX A DERIVATION OF SMALL-SIGNAL STATE-SPACE MODEL FOR SRF-PLL
The signals in state-equations are defined as a sum of steady operating large signal and a small signal disturbance in (11) . The equations for the large signals is given in (12) and (13) .
The terms p 1 and p 2 in (8) are also expressed as the sum of an operating value and a perturbation. The product of perturbation terms is ignored in the following expressions as they are negligible compared to the other terms.
Note that the term −k p (v α0 + ω 0 v β0 ) in the expression for p 1 above equals zero. This can be verified from the definitions of v α0 , v β0 given in (12) and using (13) as,
Thus the steady and perturbation parts in p 1 are,
Similarly,
The term k p (−v β0 + ω 0 v α0 ) can also be verified to be zero as done in (A.32). So,
The small signal derivative ofω e is equal to the derivative of the state variable ω e . That is, The sine and cosine terms in (A.36) are expanded assumingθ e to be small so that cosθ e ≈ 1 and sinθ e ≈θ e .
Thus,ω e = (p 10 +p 1 )(cos θ 0 − sin θ 0θe ) + (p 20 +p 2 )(sin θ 0 + cos θ 0θe ) (A.37)
The normal operating point term (or the large signal term) in the right hand side of (A.37) must go to zero as the left hand side has only the derivative of the small signal perturbation termω e . The large signal term in (A.37)
is given by
The term above is nothing but v d scaled by −k i . The normal operating value of v d is zero. This is ensured by the PI controller used in the SRF-PLL. Thus the expression derived forω e in (A.36) is consistent from both large signal and small signal perspective.
Extracting all the significant small signal terms in (A.37), the following expression can be derived. This value is zero in the steady operating point. Hence, θ − θ 0 = nπ.
It can be verified that for odd n, the system poles will be stable. For even n, the system is unstable. Thus, in normal operating conditions, the estimated phase and the grid phase angle will have a phase difference of π radians.
The characteristic equation of the system for stable conditions is
The system eigen values are given by The PI controller parameters k p and k i in the SRF-PLL can be related to the design bandwidth ω bw as explained in [6] . The design equations in [6] can be rewritten as,
In (B.48), parameter T s is the sampling time used in the digital implementation of the SRF-PLL. In (B.47), the nominal sensed grid voltage peak is V m .
The dc offsets in unit vectors u 10 and u 20 are given in (26) and (28) respectively. These offsets depend on the parameters a, b, φ 0 , m and m θ . All these parameters were derived as a function of k p and k i . Now using (B.47) and (B.48), they can be rewritten as a function of ω bw as follows. a = ω bw ω 0ṽα0p − ω (26) and (28), the dc offsets in the unit vectors can be written completely as a function of SRF-PLL design bandwidth.
